It appears that A0 through A6 operate correctly, but A7 though A9 (I've not tested the rest of the upper bits) are only active on the clock edge.
Doesn't that exactly look like refresh cycles? :))
Basic Z80 bus behaviour, here especially the M1 cycle:
Z80 timing is structured in Machine cycles (M-states).
A machine cycle consists of several Clock cycles (...